COPENHAGEN, Denmark, Sept. 20, 2022 /PRNewswire/ -- Napatech™ (OSLO: NAPA.OL), the leading provider of programmable Smart Network Interface Cards (SmartNICs) used for Data Processing Unit (DPU) and Infrastructure Processing Unit (IPU) services in telecom, cloud, enterprise, cybersecurity and financial applications worldwide, will showcase its SmartNIC-based offload solution for 5G User Plane Function (UPF) in collaboration with AMD and Advantech at MWC Americas in Las Vegas from September 28th through 30th, in AMD's booth number W.1720.
Unlike in most 4G networks based on purpose-built appliances, the 5G packet core is implemented as virtualized or cloud-native software running on servers located within edge and core data centers. As Communications Service Providers (CSPs) and enterprises scale up the deployments of their 5G networks, they face strong financial pressure to maximize the number of users that can be supported on each server, whether individual subscribers or IoT devices, thereby minimizing the net cost-per-user.
Within 5G packet core software, the subsystem that represents the highest compute workload is the User Plane Function (UPF), which performs critical packet inspection, routing and forwarding functions associated with connecting user and device traffic from the Radio Access Network (RAN) to the Data Network (DN). Since general-purpose server CPUs are not well suited to the performance and latency requirements of real-time packet processing, network operators and 5G core software vendors increasingly adopt solutions for offloading the UPF to accelerator cards which are optimized for executing such workloads.
Napatech addresses the key business challenges around packet core deployments through its new, integrated hardware/software solution that leverages an AMD Xilinx Virtex® field programmable gate array (FPGA) to deliver industry-leading UPF performance. The solution comprises a fully-offloaded UPF fast path implemented within Napatech's Link-Inline™ software stack, running on an NT200 programmable PCI-Express (PCIe) SmartNIC based on an AMD Virtex® UltraScale+™ VU9P FPGA. The UPF data path is implemented as a port-to-port inline or "hairpinned" architecture, which ensures that following initial setup all flows are processed on the SmartNIC with no need to pass traffic to and from the server CPU, maximizing the overall performance of the system.
Using a single 200Gbps NT200 SmartNIC to sustain 100Gbps of full duplex traffic, the Napatech UPF Offload solution processes up to 140 million concurrent flows, with a flow learning rate greater than 1.5 million flows per second, achieving a total throughput of up to 85 million packets per second on stateful connections and ensuring full wire speed operation for typical packet sizes. In a representative use case analyzed by the company, the Napatech UPF offload solution enables network operators to support 75x more users per server than with a software-based UPF and 7x more users per server than with a competing ASIC-based SmartNIC.
Napatech's UPF offload solution is ideally suited to deployments in telco edge data centers and on-premises enterprise locations, both of which face the challenges of supporting large numbers of subscribers and/or devices within small-footprint servers that maximize energy efficiency. At MWC, Napatech will showcase its NT200 SmartNIC installed in an Advantech SKY-8260S server based on an AMD EPYC 7003 Series processor, which is a 2U single-socket server optimized for edge infrastructure. This short-depth, high performance server has been designed to meet high availability and business-critical network needs, combining best-in-class processing power with high density PCI Express card payload and advanced reliability features in a compact form factor.
"Napatech is thrilled to be working with innovative, industry-leading partners like AMD and Advantech as we bring our UPF offload solution to market," said Napatech senior director of Business Development Charlie Ashton. "Our strategy is to ensure that end-users such as telecom operators and enterprise IT organizations can access our technology through the server suppliers, software vendors and system integrators that they select, so a robust ecosystem facilitates and accelerates their deployments."
"The outstanding performance and feature-set of the AMD Virtex UltraScale+ VU9P FPGA enables Napatech to deliver impressive throughput and functionality for their UPF offload solution," said Nick Hancock, director of Telco Compute at AMD. "When an AMD EPYC processor-powered Advantech SKY-8260S server is used in conjunction with the Napatech solution, more CPU cores are then available for running applications and services in an edge cloud, maximizing efficiency. We are delighted that Napatech will be exhibiting in our booth at MWC."
"The Advantech SKY-8260S carrier-grade server powered by the AMD EPYC 7003 Series processor is specifically designed to address the challenges of telco edge and enterprise on-premises infrastructure, delivering high density, optimized performance, advanced reliability and robust environmental features," said Ben Shen, director, Cloud-IoT Group at Advantech. "We are pleased to be partnering with Napatech to enable the deployment of high-performance packet core infrastructure in a small-footprint platform optimized for the network edge."
For more information on Napatech's SmartNIC solutions, visit https://www.napatech.com/products/.
Napatech is the leading supplier of programmable FPGA-based SmartNIC solutions used in telecom, cloud, enterprise, cybersecurity and financial applications worldwide. Through commercial-grade software suites integrated with robust, high-performance hardware, Napatech accelerates telecom, networking and security workloads to deliver best-in-class system-level performance while maximizing the availability of server compute resources for running applications and services. Additional information is available at www.napatech.com.
This press release may contain forward-looking statements which are only predictions and may differ materially from actual future events or results due to a variety of factors, including but not limited to, business conditions, trends in the industry and markets, global economic and geopolitical conditions, macro-economic factors, and other risks and uncertainties set forth in Napatech's reports. The matter discussed in this release is based on current expectations and may be subject to change. Napatech will not necessarily update this information. For details, visit us at www.napatech.com.
AMD, EPYC, UltraScale+, Virtex, Xilinx, and combinations thereof are trademarks of Advanced Micro Devices, Inc.